



DESIGN OF SUB VOLT AND ENHANCED BAND WIDTH IMPROVED IMPEDANCE CURRENT MIRROR

P. Anil Kumar¹ Dr. Bharti Chourasia², Dr. N. Raj³, Dr. Komal Kanojia⁴

¹Ph.D Scholar, Dept of Electronics and Communication Engineering,
Sarvepalle Radhakrishnan University, India

²Professor, Department of Electronics and Communication Engineering,
SRK University, Bhopal, India

³Assistant Professor, Department of Electronics and Communication Engineering,
LMNIIT Jaipur, India

⁴Associate Professor, Department of Electronics and Communication Engineering, SRK

Abstract—In this paper, an efficient current mirror is proposed using a quasi-floating gate based MOSFET. SC (self-cascode) structure greatly improves increase in resistance an almost floating gate approach helps improve the drain-source voltage of the line MOSFET itself cascode and consequently both cascode transistors themselves get bored because both MOSFETs saturate this results in increased effective transconductance. The proposed current mirror also uses feedback at the input -part to reduce the input resistance. The current mirror works well up to 785 gigahertz bandwidths. The input and output impedances achieved are 390 X and 136 G X respectively. A complete analysis is done with the MOSFET Models with 180 nm CMOS technology sub threshold (± 0.5 V) voltage.
Index Terms— Self cascode, Quasi-floating gate Current mirror, Transconductance, Output resistance

I. INTRODUCTION

The Nano meter device dimensions and under voltage characteristics preferred high-performance digital logic design functions. But these devices do not provide satisfactory performance in designing analog circuits which is largely due to the effect of channel length modulation (CLM). Among various approaches, the self cascode (SC) MOSFET is widely adopted to reduce such the CLM effect [1, 2]. However, the SC structure has a disadvantage of having requirement of large device dimensions. Many solutions have been

introduced to compensate such requirements [3–5]. The threshold voltage was always a great obstacle in circuit design, especially for low voltage analog circuits. The main cause is due to fact that the scaling technique cannot be applied to the threshold voltage. In this regard, the minimum supply voltage cannot be obtained is scaled below the MOSFET threshold voltage. There are little widely accepted low voltage (LV) low power (LP) technologies who have shown their potential are under the threshold (weak inversion) range [7], level shifting technique [8], Mass-electric technology [9], floating gate (FG) structure [10], Quasi-Floating Gate (QFG) structure [11] and Bulk controllable floating/quasi-floating gate (BULK DRIVENFG/BULK DRIVENQFG) structure [12]. These LVLP techniques are classified unusual techniques. However, related the downside of using these techniques is minimal comparison of the transconductance and thus low bandgap circuits for gate-driven (GD) MOSFET-based designs between above mentioned techniques, FG and its modified structure QFG has proven its potential in LV analog design provides multi-input capacitive coupling that promotes threshold voltage scaling. Apart from this, when the result of QFG combined with BULK DRIVEN technique a new structure popularly known as BULK DRIVENQFG MOSFET showed improved frequency parameters over of simple BULK DRIVEN based different designs. Commonly BULK DRIVEN based circuit designs provide a very low voltage operation but do suffers from poor linearity and extremely low

transconductance. So, based upon the desired performance parameter enhancement of designs, the choices of technique is developed.

There are few non-conventional techniques can be found as: based on BULK DRIVEN [13], based on FG [14, 15], based on QFG [16–20] and based on BULK DRIVENQFG [21–23]. Few recent works on low power current mirror design can be found in [24–27]. In this paper, a modified structure of gate driven Self Cascode (SC) is proposed which uses the Quasi floating gate (QFG) MOSFET. The proposed QFG-SC structure results in operation of both the MOSFETs in saturation mode resulting in improved performance over conventional gate driven SC structure. Further to evaluate the performance of proposed QFG-SC, current mirror designs is presented and compared with its conventional architecture.

The paper explains the different sections. In Section II details about the proposed QFG-SC structure followed to design of basic current mirror circuit based on proposed QFG-SC and as well based on conventional SC structure in Sect. III. Also this section includes a high performance current mirror design to exploit the features of proposed QFG-SC structure. The current mirror designs is supported by their small signal model analysis. The simulation results are discussed and in conclusion and future work in sec IV and Sect. V respectively.

II. Quasi Floating Gate Self Cascode Structure




Fig: 1 Self cascode structure: a Conventional SC




Fig:2 Self cascode structure: Modified QFGSC

Analysis of Fig. 1, showed operation of M1 in linear mode whereas M2 in saturation mode. However, if M1 is changed from linear mode to saturation mode then effective transconductance can

be increased which can be used in high gain analog circuits. The possibility of this condition exist if VDS of M1 is increased, i.e. $V_{th,M2} \setminus V_{th,M1}$. The

Required condition need to be satisfied for operating both the MOSFETs of SC in saturation region is [5]:

$$V_{DS,sat,M2} \geq V_{th,M1} - V_{th,M2}, \tag{1}$$

$$V_{th2,eff} = \frac{C_{T,qfg}}{C_2} V_{th2} - \frac{C_{GD,MP}}{C_2} V_{DD}, \tag{2}$$

To achieve this condition, the QFG technique is used in the proposed design. In Fig. 1b, the transistor M2 is changed to QFG with the help of input capacitor C2 and the MOSFET MP working in cut-off region so as to realize large value resistance. Under such the effective threshold voltage of M2 changes to equation 2. where $C_{T,qfg}$ is the total capacitance seen at the QFG node of M2 and $C_{GD,MP}$ is the parasitic capacitance of MP.

The advantage of using QFG can be seen in (2) where the effective threshold of M2 gets scaled down due to which the possibility of satisfying the condition for saturation region shown in (1) increases. The QFG MOSFET leads to increased value of VDS of M1 which changes its

operating region from linear to saturation. As both the MOSFETs of SC turns in saturation, the effective transconductance gets increased. The effective transconductance of proposed QFG-SC is calculated as:

$$G_{m,QFG-SC} = \frac{g_{m1}r_{01} + g_{m2,qfg}r_{02,qfg} + g_{m1}g_{m2,qfg}r_{01}r_{02,qfg}}{r_{01} + r_{02,qfg} + g_{m2,qfg}r_{01}r_{02,qfg}} \quad (3)$$

III Proposed Quasi Floating Gate SC current mirror




Fig 3: Proposed high performance current mirror

The working principle remains the same like that of its conventional design. In order to reduce the input resistance a scaling factor is introduced in the input resistance. This factor is introduced by applying a negative feedback via MOSFET M11 and current source IB11. As the drain current of M11 is constant due to current source IB11, any change in the input current is sensed by M1 and accordingly produces suitable change in its gate-to-source voltage ($V_{gs,M1}$). The input node experience a scaling factor of $(g_{m11}r_{011})$ which helps in reducing the resistance further. Similarly, to boost the output resistance the output section is modified by using proposed QFG-SC structure. The MOSFET M5 and M6 together forms the

self cascade structure and to convert it in QFG, a capacitor C1 and cutoff mode MOSFET Mp is used at the gate node of M5. The QFG-SC structure introduces a multiplying factor of $(g_{m7}r_{07})$ in the output resistance which significantly boost the output resistance. Though these modification does not affect the bandwidth but it can be also improved by applying the compensation techniques like resistive, inductive etc. [30].

(i) Input resistance:

Small signal model for calculating the input resistance ($R_{in,prop}$) of proposed current mirror is shown in Fig. 4.

At node 1

$$i_{in} - \frac{V_{11}}{R_1} - g_{m1}V_1 - \frac{V_1}{r_{01}} = 0 \quad (4)$$

At node 1

$$g_{m11}V_1 + \frac{V_1 - V_{11}}{r_{011}} - \frac{V_{11}}{R_{11}} = 0 \quad (5)$$

Since $g_{m1}r_{01} \gg 1$

$$V_{11} \approx g_{m11}(r_{011} // R_{11})V_1 \quad (6)$$

From (4) and (6)

$$i_{in} = \left(\left(\frac{1}{R_{11}} + g_{m1} \right) g_{m11}(r_{011} // R_{11}) + \frac{1}{r_{01}} \right) V_1 \quad (7)$$

By Solving the eq (7)

$$R_{in} = \frac{V_1}{i_{in}} \approx \frac{1}{g_{m1}g_{m11}(r_{011} // R_{11})} \quad (8)$$

For an ideal current source, $R_{11} = \infty$

$$R_{in,prop} \approx \frac{1}{(g_{m11}r_{011})g_{m1}} \quad (9)$$

From (9), it can be observed that compared to conventional current mirror there is a scaling factor of $(g_{m11}r_{011})$ in the input resistance. However, it remains similar to that of conventional FVF current mirror it can be observed that compared to conventional current mirror there is a scaling factor of $(g_{m11}r_{011})$ in the input resistance. However, it remains similar to that of conventional FVF current mirror.

(ii) Output resistance:

The small signal model for calculating the output resistance of proposed current mirror $R_{out,prop}$ is shown in Fig. 5. The symbols used throughout analysis are the standard spice model

parameters of MOSFET and have their usual meaning.




Fig. 4 Small signal model for calculating output resistance

$$\text{Here } i_{out} = g_{m6}V_{52} + \frac{V_{out} - V_2}{r_{o6}}$$

$$V_2 = i_{out}r_{o2}$$

and

$$V_5 = -(g_{m5}r_{o5})(g_{m3}r_{o3})(1 + g_{m4}r_{o4})(g_{m7}r_{o7})V_2$$

From above (10), (11), (12)

$$R_{out} = \frac{V_{out}}{i_{out}} = (r_{o6} + r_{o2}((g_{m6}r_{o6})(g_{m5}r_{o5})(g_{m7}r_{o7})(g_{m3}r_{o3})(1 + g_{m4}r_{o4}) + (1 + g_{m6}r_{o6}))) \quad (13)$$

Since $g_m r_o \gg 1$

$$R_{out,prop.} \approx r_{o2}(g_{m3}r_{o3})(g_{m4}r_{o4})(g_{m5}r_{o5})(g_{m6}r_{o6})(g_{m7}r_{o7}) \quad (14)$$

whereas for conventional architecture it is [18]

$$R_{out,conv.} \approx r_{o2}(g_{m3}r_{o3})(g_{m4}r_{o4})(g_{m5}r_{o5})(g_{m6}r_{o6}) \quad (15)$$

From (14) and (15), the improvement in output resistance can be seen by factor $(g_{m7}r_{o7})$ compared to its conventional architecture.

IV Simulation results

The conventional and proposed current mirrors are simulated on 180 nm CMOS process at ± 0.5 V power supply. The enhancement type of MOSFETs is used in this paper to design current mirror circuit. The device dimensions taken for simulation purpose in CM designs presented are shown in Table 1. The other assumed parameters for circuit simulations are also listed in

respective tables. The simulation results well support the mathematical analysis of proposed designs. The current transfer characteristic of proposed current mirror ranging from 0 to 700 μ A is shown in Fig. 6. The input characteristics are shown in Fig. 7.




Fig5: current Transfer characteristics ranging (0-700uA)




Fig6:frequency Response




Fig7: Input Resistances




Fig8:Output Resistances

Table 1 (W and L of MOSFET)

Transistors	W (μm)	L (μm)	Transistors	W (μm)	L (μm)
M11	25	0.24	M5	2.24	0.24
M1	25	0.24	M6	5.25	0.24
M2	25	0.24	M7	2.24	0.24
M3	10	0.24	MP	0.24	0.24
M4	10				

C1 = 1pf, supply = ± 0.5 V, IB11 = IB1 = 30 μA ,
 IB2 = IB3 = 100 μA

Table 2(Comparison of performance parameters of proposed CM)

Parameters	[25]	[30]	[18]	Proposed CM (Fig. 3)
Input current (μA)	0-500	-	0-700	0-700
Input resistance (ohm)	17	8	780	378
Output resistance (ohm)	750 K	-	13G	137G
-3db frequency (HZ)	4.5G	11.1G	2.4G	2.2G
Supply (V)	± 0.5	1.5	± 0.5	± 0.5
Technology (μm)	0.18	0.18	0.18	0.18

V Conclusion and future scope

With the increased transconductance of QFG self cascode, the proposed current mirror exhibits giga ohm range output resistance fig 8. The reduced input resistance is achieved by using a feedback at the input node. the proposed current mirror has good input and output resistance. However, the input resistance can be further reduced by using the additional feedback loop in the input section. Apart from resistance it has been observed that the bandwidth of proposed current mirror is limited to 2.2 GHz range and by the compensation techniques can be applied to proposed circuit to wide bandwidth.

References

1. Gerosa A, Neviani A (2003) Enhancing output voltage swing in low voltage micro-power OTA using self-cascode. *Electr Lett* 39(8):638–639
2. Galup-Montoro C, Schneider MC, Loss IJB (1994) Series-parallel association of FET's for high gain and high frequency applications. *IEEE J Solid State Circuits* 29(9):1094–1101
3. Fujimori I, Sugimoto T (1998) A 15 V, 41mW dual-channel audio delta-sigma D/A converter. *IEEE J Solid State Circuits* 33(12):1863–1870
4. Na K-Y, Baek K-J, Kim Y-S (2012) N-channel dual-workfunction gate MOSFET for analog circuit applications. *IEEE Trans Electron Devices* 59(12):3273–3279
5. Baek KJ, Gim JM, Kim HS, Na KY, Kim NS, Kim YS (2013) Analogue circuit design methodology using self-cascode structures. *Electr Lett* 49(9):591–592
6. Baek KJ, Na KY, Kim YS (2016) Self-cascode structures using optional devices in standard CMOS technology. *IDEAS J Integr Circuits Syst* 02(1):1–7
7. Wang BH, Clhoun AP, Chandracasan (2006) Sub-threshold design for ultra low-power systems. Springer, New York
8. Rajput SS, Jamuar SS (2001) Low voltage, low power, high performance current mirror for portable analogue and mixed mode applications. *IEE Proc Circuits Devices Syst* 148(5):273–278
9. Blalock BJ, Allen PE, Rincon-Mora G (1998) Designing 1-V opamps using standard digital CMOS technology. *IEEE Trans Circuits Syst II Analog Digit Signal Process* 45(7):769–780
10. Hasler P, Lande TS (2001) Overview of floating-gate devices, circuits, and systems. *IEEE Trans Circuits Syst II Analog Digit Signal Process* 48(1):1–3
11. Ramirez-Angulo J, Lopez-Martin AJ, Gonzalez-Carvajal R, Munoz CF (2004) Very low voltage analog signal processing based on quasi floating gate transistors. *IEEE J Solid State Circuits* 39(3):434–442
12. Khateb F (2015) The experimental results of the bulk-driven quasi-floating-gate MOS transistor. *AEU Int J Electr Commun* 69(1):462–466
13. Aggarwal B, Gupta M, Gupta AK (2013) Analysis of low voltage bulk-driven self-biased high swing cascode current mirror. *Microelectron J* 44(3):225–235

14. Sharma S, Rajput SS, Mangotra LK, Jamuar SS (2006) FGMOscurrent mirror: behaviour and bandwidth enhancement. *AnalogIntegr Circuit Signal Process* 46(3):281–286
15. Manhas PS, Sharma S, Pal K, Mangotra LK, Jamwal KKS (2008)High performance FGMOs-based low voltage current mirror.*Indian J Pure Appl Phys* 46(5):355–358
16. Gupta R, Sharma S (2012) Quasi-floating gate MOSFET basedlow voltage current mirror. *Microelectron J* 43(7):439–443
17. Esparza-Alfaro F, Lopez-Martin AJ, Carvajal RG, Ramirez-AnguloJ (2014) Highly linear micropower class AB current mirrorsusing quasi-floating gate transistors. *Microelectron J*45(10):1261–1267
18. Raj N, Singh AK, Gupta AK (2014) Low power high outputimpedance high bandwidth QFGMOS current mirror. *MicroelectronJ* 45(8):1132–1142
19. Aggarwal B, Gupta A (2021) QFGMOS and FGMOs based lowvoltagehigh performance MI-OTA. *Int J Inf Technol* 13:415–422
20. Aggarwal B, Bansal P, Sharma SK (2021) Basic low-voltage highgain amplifier block having multiple-inputs designed using differential FVF. *Int J Inf Technol* 13:1019–1023
21. Raj N, Singh AK, Gupta AK (2014) Low-voltage bulk-drivenself-biased cascode current mirror with bandwidth enhancement.*Electron Lett* 50(1):23–25
22. Raj N, Singh AK, Gupta AK (2015) Low voltage high outputimpedance bulk-driven quasi-floating gate self-biased high-swingcascode current mirror. *Circuit Syst Signal Process*35(8):2683–2703
23. Raj N, Singh AK, Gupta AK (2016) Low voltage high performancebulk-driven quasi-floating gate self-biased cascode currentmirror.*Microelectron J* 52(1):124–133
24. Doreyatim MS, Akbari M, Nazari M (2019) A low-voltage gainboosting-based current mirror with high input/output dynamicrange. *Microelectron J* 90:88–95
25. Bchir M, Aloui I, Hassen N (2020) A bulk-driven quasi-floatinggate FVF current mirror for low voltage, low power applications.*Integration* 74:45–54
26. Shrivastava A, Pandey R, Jindal C (2020) Low-voltage flippedvoltage follower cell based current mirrors for high frequencyapplications. *Wirel Pers Commun* 111:143–161
27. Raj N (2021) Low voltage FVF current mirror with high bandwidthand low input impedance. *Iran J Electr Electr Eng* 17:1–7
28. Torralba A, Carvajal RG, Ramirez-Angulo J, Munoz E (2002)Output stage for low supply voltage high-performance CMOScurrent mirrors. *Electr Lett* 38(24):1528–1529
29. Prodanov VI, Green MM (1996) CMOS current mirrors withreduced input and output voltage requirements. *Electr Lett*32(2):104–105
30. Gupta M, Singh U, Srivastava R (2014) Bandwidth extension ofhigh compliance current mirror by using compensation methods.*Act Passiv Electr Compon* 1–8