

IMPROVED MULTILEVEL INVERTER WITH NEUTRAL POINT POTENTIAL BALANCING FOR HIGH POWER APPLICATION

Ranjith M

Dept. Of Electrical and Electronics, Vidya Academy of Science and Technology Technical Campus, Kilimanoor, Trivandrum
m.ranjith89@gmail.com

Abstract—This paper presents low harmonic distortion and neutral-point potential (NPP) balancing in multilevel inverter using multicarrier pulse width modulation (PWM) for medium-voltage high-power industrial ac drives. This method is applicable for five-level inverters or higher. A high performance of the machine is observed experimentally at low switching frequency operation employing the proposed technique. In the past, low distortion and optimal common-mode voltage at low-switching-frequency control have been reported using proposed synchronous optimal PWM.

Index Terms—Multilevel inverters, neutral-point potential (NPP) balancing, medium-voltage drives, carrier based pulse width modulation (CBPWM).

I. INTRODUCTION

Ac drives have found applications in high-power industrial applications, including oil plant and gas plant sectors, production plants, and process industries. To get the better efficiency at higher power, the voltage rating, rather than the current of the inverter, is increased to limit the conduction losses. Multilevel inverters can achieve higher level of voltage without the need of a transformer while keeping the voltage stress across the devices to half, low dv/dt of the output voltage, and low harmonic distortion, low electromagnetic interference, this resulting in low total harmonic distortion (THD), they give attractive solution to high-power ac drives [2]–[4]. A selective harmonic elimination (SHE) technique used to calculate the switching angles for eliminating harmonics. A generalized SHE technique for two-level single-phase and three-phase

inverters to eliminate a fixed number of harmonics was first explained and reported in [5] and [7] in the Fourier domain. Programmed harmonic elimination, which is an extension of previously reported SHE technique has been proposed in [8] and [9]. It develops optimal pulsewidth-modulated (PWM) structure to reduce harmonic distortion. A similar SHE technique using a Walsh function to express the harmonic amplitudes of the inverter output voltage and current as functions of switching angles has been reported [9], [10]. Fast transient response and efficient harmonic filtering is proposed in [11]. Solution proposed in [12] converts the transcendental equations that specify the harmonic elimination problem into an equivalent set of polynomial equations to find the switching angles that produce the fundamental while not generating specifically chosen harmonics. The complete solutions for both unipolar and bipolar switching patterns to eliminate the fifth and seventh harmonics are presented.

Quarter-wave symmetric restricts the solution space, This may result in suboptimal solutions with regard to the uncontrolled harmonic distribution, and is not strictly necessary. A more general formulation is proposed, removing the quarter-wave symmetry constraint for harmonic control problems [14]. Space vector modulation (SVM) is considered a powerful technique to impose low harmonic content in machine windings if the switching frequency is around 1 kHz or higher. Using SVM at low switching frequency leads to unacceptable high harmonic distortion of the machine currents. Optimized

SVM, which is a modification to conventional SVM, has been reported to minimize THD and to improve the performance of the motor drive. However, this technique is based on switching frequency higher than 1 kHz. A method to derive complete results for the bipolar SHEPWM for both single-phase and three-phase converters has been presented in [15]. Multiple sets of solutions presenting an independent solution to the same problem employing SHEPWM for inverter control exist, and certain sets may offer an improved overall harmonic performance. A minimization method is discussed as a way to obtain these multiple sets of switching angles [16]. An alternative real-time SHE method based on modulation is presented in [17]. A modified triangle carrier is identified, which is compared with an ordinary sine wave. In place of the conventional offline solution of switching angles, the process simplifies to generation and comparison of the carrier and sine modulation, which can be done in minimal time without convergence or precision concerns. The method does not require an initial guess. In contrast with other SHE methods, the method does not restrict the switching frequency to an integer multiple of the fundamental. A low-frequency square-wave inverter with a series-connected PWM inverter is discussed for high-power applications [18]. The series compensators produce only the desired harmonic voltages to make the net output voltage sinusoidal with small PWM switching harmonics only. The net output voltage only has the fundamental component with relatively small switching harmonics [18]. However, switching losses of power semiconductor devices at the medium-voltage level still remain a concern. Using higher switching frequency reduces harmonic distortion but increases the switching losses and reduces the inverter efficiency. Multicarrier PWM for low-switching frequency control of medium-voltage multilevel inverters while maintaining low THD has been reported in [18]–[21]. This technique permits reducing the switching frequency down to 20% without sacrificing harmonic content. It has been demonstrated in [18]–[21] that device switching frequency below 200 Hz can be combined with low harmonic distortion in the machine currents. Reducing the switching frequency reduces the switching losses and thus

increases the efficiency of the inverter. Using CBP, low distortion of machine currents and optimal common-mode voltage (CMV) in single dc link topology have been reported [22]. However, the neutral-point potential (NPP) balancing issue was never reported with the proposed SOP modulation [21], [22] but was focused on minimizing THD [21] and CMV [22]. The NPP is an important problem and has been attended in this paper. A simple and easy approach using CBP to address this issue has been proposed. The objective of this paper is to explain and experimentally demonstrate the NPP balancing using CBP modulation. This paper first introduces the CBP and then the NPP balancing methods while adopting CBP in five-level inverters or higher. Note that *NPP balancing* means voltage balancing of the input split capacitors in neutral point converters. Fig. 1 shows two different five-level inverter topologies with isolated dc links and a common dc link. Defining a five-level inverter waveform offers an additional degree of freedom after each logic level $l = 1$, i.e., the potential of either $l = 2$ or $l = 0$ can be chosen. Similarly, after $l = -1$, $l = 0$ or -2 can be chosen. Depending on the switching state of that phase, the inverter output potential per phase can acquire five discrete levels, i.e., $-ud$, $-ud/2$, 0 , $+ud/2$, or $+ud$, to which the logic levels $l = -2$, -1 , 0 , 1 , and 2 are associated, respectively. This paper has been organized as follows. Generalized multicarrier PWM control is discussed in Section II. NPP balancing mechanisms are explained in Section III. Simulation circuit IV. Experimental results are demonstrated.

II. SWITCHING PATTERNS

In this method, the pulse patterns (sets of switching angles) are calculated offline, assuming a steady state of the drive. The switching frequency is synchronized with the fundamental frequency of the voltage waveform [18]–[21]. The number of switching angles over a quarter of the fundamental period, which is called a pulse number, is therefore an integer, i.e.,

$$N = \text{floor}\left(\frac{(L-1) \cdot f_{s,max}}{2 \cdot f_1}\right) \quad (1)$$

where floor generates an integer value. $f_{s,max}$ is the maximum switching frequency, f_1 is the fundamental frequency of the voltage

waveform, and L is the number of inverter logic levels in the inverter, i.e., $L = 3$ for a three-level inverter $L = 5$ for a five-level inverter, etc. Depending on which combination of choices is taken, several possible “structures” and, therefore, several inverter-phase potential waveforms for given values of m and N exist.




Fig. 1. Five-level inverter configurations. (a) Series connection of two three-level half-bridges per phase. (b) Series connection of two three-level inverters.

$$n_{st} = 2 \text{floor}(N/2) - 1 \quad (2)$$

For example, at $N = 7$, the number n_{st} of inverter output potential waveforms or possible structures is $n_{st} = 7$, as shown in Fig. 2(b) over a quarter period. The modulation index m can be also represented by a ratio of fundamental frequency f_1 to rated fundamental frequency f_{1R} , which is given by

$$m = \frac{f_1}{f_{1R}} \quad (3)$$

At rated fundamental frequency f_{1R} , $m = 1$, and the inverter shows a six-step operation. From (1) and (3), the pulse number can be also defined as

$$N = \text{floor}\left(\frac{(L-1) \cdot f_{s,max}}{2 \cdot f_1}\right) \quad (4)$$

It is clear from (4) that once setting the maximum switching frequency to a desired low value, pulse number N (number of commutations or switching angles) increases at lower values of modulation index m , i.e., reduction in stator fundamental frequency f_1 . Therefore, it increases the number of possible structures n_{st} as in (2).




Fig. 2. Multilevel waveforms per quarter wave. (a) Three-level waveform. (b) Five-level waveforms defined for $N = 7$. Logic level $l = 1$ corresponds to $u_d/2$ and $l = 2$ to u_d

Fig. 2 shows the growth in the number of structures with a pulse number. We have $n_{st} = 32$ at $N = 10$, $n_{st} = 1023$ at $N = 20$, and $n_{st} = 2045$ at $N = 22$. Different structures produce different values of distortion d . If the modulation index m is lower, the pulse number N and the number of possible structures n_{st} will be higher; therefore, the computation time will be also higher. The computation time is significant in the laboratory environment with one computer, albeit modern fast, and advanced.

However, in industries with several CPUs (higher CPU strength with advanced computational software), it is no longer critical or serious. The structure with the lowest distortion and continuities in angles is selected [18]–[25]. Discontinuities in switching are avoided to achieve a better transient response. The dynamic losses of the semiconductor devices are reduced by restricting the switching frequency to a maximum value, i.e., $f_s \leq f_{s,max}$. The switching angles over a quarter of the fundamental period are optimized for each steady-state operating point using a gradient method that introduces the least distortion [21], [22]. Half-wave and quarter-wave symmetries are introduced to eliminate even-order harmonics. Therefore, calculation over a quarter of the fundamental period needs to be done to define the switching angles α_i , $i = 1, 2, \dots, N$. By symmetry, the angles of a full cycle are generated after optimization. Fig. 2b shows the division of five-level potential V_{5L} into two three-level potentials V_{3L-1} and V_{3L-2} for $N = 7$. Eight three-level switching patterns are possible, as shown in Fig. 2. It is selected such that the constituent two three-level half-bridges share equally loaded, sharing equal losses, producing symmetrical voltage waveforms, and avoiding short voltage spikes/notches, i.e., avoids any very close two consecutive commutations. Judging based on the aforementioned criteria, a second switching pattern is selected. With $N = 7$ being an odd pulse number, one three-level half-bridge operates at $(N - 1)/2$ and the other at $(N + 1)/2$. The switching patterns of the two three-level half-bridges are interchanged either in the next half cycle or after a full fundamental period to retain symmetry and sharing load and losses equally, as shown in Fig. 2. Even for an even pulse number N , due to different conduction time (pulse duration) for the two three-level inverters, the pulse patterns between two three-level half-bridges are swapped after every fundamental period or half cycle to balance the conduction losses and maintain equal load sharing. It also results in thermal balance.

III. NPP BALANCING

Voltage balancing is necessary to the inverter. Based on the modulation index more impact is there on the several patterns. It gives

considerable impact on ripple produced at dc link. Dc link capacitors are connected to the circuit. The voltage difference between the two phase must be very less. The losses introduce the unbalance in the output of the inverter. This gives unbalance output therefore in machine current also. Therefore, the multi carrier pulse pattern may not result in minimal d without accounting this condition of the dc link ripple. The dc link ripples produce distortion in output waveform. Therefore this condition should be satisfied with N number of levels. Unbalance in dc link is more common, but we have reduce this unbalance voltage. There are more number of methods are available for reducing the harmonics here we used neutral point potential balancing. In that several neutral point balancing methods available. It leads to an incorrect volt-seconds, which influences the incorrect modulation of ($\Delta u_{np} = u_{C1} - u_{C2}$) balancing. It gives incorrect modulation of output, so the output hence create the changes in motor parameter also like current, speed and also in torque also. And it also lead to unstable operation of inverter. Furthermore an excessive NPP may impose the error and voltage stress. A seven level inverter may a medium level ($+ud/2, -ud/2$) can be imposed by either using the positive capacitor voltage ($+ud/2+, -ud/2+$) with respect to the neutral point N or the negative ($+ud/2-, -ud/2-$). Considering non-zero output voltage only in phase a , e.g., switching state $S^+ = \{+ud/2+ \ 0 \ 0\}$, the neutral-point current in phase a is equal to the phase current i_a . On the contrary, the switching state $S^- = \{+ud/2- \ 0 \ 0\}$, which imposes the same voltage at the machine terminals, leads to $i_{np} = -i_a$. This shows that the redundant levels ($+ud/2+, +ud/2-$) and ($-ud/2+, -ud/2-$) have a direct effect on the neutral-point current and hence influence the NPP.

A. NPP Balancing by multicarrier PWM

The calculated five-level patterns by carrier based pulse width modulation are divided into two three-level patterns and swapped the losses are balanced periodically and to maintain equal load sharing [4] in all situation. Thereby, the redundant medium levels ($+ud/2+, +ud/2-$) and ($-ud/2+, -ud/2-$) are periodically used in each phase. Thus, at a steady-state operation, the NPP balancing is as long as the losses are balanced between the two half-bridges of each

inverter phase. However, a small ripple exists, and the mechanism is slow.




Fig. 3. Natural balancing of the NPP.

IV. SIMULATION CIRCUIT

Simulation is the better way to establish the system and is its efficiency. Fig 4 shows the seven level multilevel inverter shown with neutral point potential balancing done by use of split capacitor. In this circuit N=7 and the losses reduced very effectively. The next section shows result of the seven level inverter system with motor parameter.




Fig.4. Simulation circuit of seven level multilevel inverter

EXPERIMENTAL RESULTS

The carrier based control of an induction motor drive was tested using a seven-level inverter. Switching angles calculated using computer programming were stored in a microcontroller. The switching states of the devices were programmed. The following Fig 5 shows the voltage and current waveform of seven level multilevel inverter.




Fig 5. Voltage and current waveform of seven level inverter output

If we connected the system in three phase the three phase output will be delivered. the Fig.6 represent the seven level inverter which connected in three phase and the voltage waveform three phase multilevel inverter is shown




Fig .6. Voltage waveform of three phase multilevel inverter

Then the inverter can also perform with the load. The load can be any kind of ac drive. The induction motor is here connected as load. The performance of induction motor had been improved because of this neutral point potential balanced multicarrier inverter. Its performance has been shown by the following graph. Fig.7 shows torque, speed, current output parameter of the motor.




Fig.7. Induction motor current, speed, torque parameter

The above graph represents the induction motor current, speed, torque. Here speed of the motor increased very well it extends to 1645rpm and the current stabled in 5amps. Torque also stable in this system. Voltage balanced by the use of neutral point potential balancing.




Fig. 8. Natural balancing of NPP error ($m = 0.6, N = 10, f_s = 280$ Hz).

Fig 8 represents the NPP balancing error. It is found at Experimental results and 9 for $m = 0.78$ and $N = 5$, and for $m = 0.65$ and $N = 6$, respectively. An insulated-gate-bipolar-transistor-based seven-level inverter is used. The dc link voltage $u_d = 320$ V, and the maximum output power of inverter = 30 kVA. The phase potentials of two three-level half-bridges per phase V3L-1 and V3L-2, the five-level inverter V5L, and the machine phase current i_a are shown in the Fig 9.




Fig. 9. Behavior of the NPP error at redundant half-bridge control ($m = 0.6$ and $N = 10$).

Similarly, S_b is used for phase b , and S_c is used for

Phase c . They are simple logic signals built in a digital platform with fundamental frequency and 120° phase shifted for other phases. It is a simple implementation. Signal S_o is not a generated signal. It is not applied. It is simply a measure or an observation. It has been observed that S_o is a measure of the NPP ripple. An experimental measurement of the control capability, as discussed earlier, for the operation point ($m = 0.6, N = 10$) is given in Fig. 13. At time instant t_1 , the control algorithm for the NPP is activated.

The NPP error decays to zero within about 200 ms. Multicarrier PWM results in minimum harmonic distortion at low switching frequency provided that steady-state conditions prevail. The dynamic modulation error appears instantaneously at changes of operating conditions; it increases the harmonic content. Frequent changes of the operating point may generate multiple dynamic modulation errors. Transient conditions, however, interfere adversely with the optimal modulation patterns. Trajectory tracking control is employed to achieve high dynamic control in conjunction with multicarrier PWM [18], [19], [27]. An optimal trajectory of the stator flux linkage vector is derived from the pulse pattern in actual use. The stator flux linkage vector is forced to follow this target trajectory. Modifying the target trajectory in transient conditions enables closed-loop torque control in a deadbeat fashion while conserving optimal modulation [18], [19], [27].




Fig. 10. Filtered output of seven level inverter

The above Fig. 10 shows the filtered output of seven level multilevel inverter. The figure shows a waveform similar to a sinusoidal waveform because it is free from harmonic distortion.

V. SUMMARY AND CONCLUSION

This project presents the performance of a multilevel converter. The simulation results are in close agreement. We can observe that the quality of voltage and current waveforms increases with the voltage level. The notches in the current and voltage waveforms reduce with an increase in the voltage level. Thus, comparing the results, it is observed that harmonic content has been predominantly reduced and drive performance improves. A new basic neutral point potential balancing (NPP) for the multilevel converter has been proposed. The

proposed topology extends the design flexibility and the possibilities to optimize the inverter for various objectives. It has been shown that the structure, consisting of NPP with multilevel inverter has the minimum number of switches for a given number of voltage levels. It has been shown that the proposed topology provides 7 levels on the output voltage. The proposed topology not only has lower switches and components in comparison with other one, but also it gives reliable and effective voltage. Reduction of the Power losses and harmonics of the proposed topology is another advantage of the proposed converter. The proposed topology can be a good solution for applications that require high power quality, or applications that have considerable numbers of dc voltage sources. The simulation for the existing and proposed was done by using the MATLAB/Simulink. The various voltage and current waveforms are also verified. In future the increased levels in neutral point potential balancing multilevel inverter can be done and the simulation results for various voltage and currents.

REFERENCES

- [1] Till Boller, Joachim Holtz, Life Fellow, and Akshay K. Rathore, "Neutral-point potential balancing using synchronous optimal pulse width modulation of multilevel inverters in medium-voltage high-power ac drives" *IEEE Trans. Ind. Electron.*, vol. 50, no. 1, pp. 549–557, Jan/Feb 2014.
- [2] J. Rodriguez, J. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [3] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage source converter for industrial medium voltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [4] Ó. López, J. Álvarez, J. Doval-Gandoy, and F. D. Freijedo, "Multilevel multiphase space vector PWM algorithm," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, pp. 1933–1942, May 2008.
- [5] H. S. Patel and R. G. Hoft, "Generalized harmonic elimination and voltage control in thyristor inverters: Part I—Harmonic elimination," *IEEE Trans. Ind. Appl.*, vol. IA-9, no. 3, pp. 310–317, May 1973.
- [6] H. S. Patel and R. G. Hoft, "Generalized harmonic elimination and voltage control in thyristor inverters: Part II—Voltage control technique," *IEEE Trans. Ind. Appl.*, vol. IA-10, no. 5, pp. 666–673, Sep. 1974.
- [7] I. J. Pitel, S. N. Taluckdar, and P. Wood, "Characterization of programmed-waveform pulse-width modulation," *IEEE Trans. Ind. Appl.*, vol. IA-16, no. 5, pp. 707–715, Sep. 1980.
- [8] P. N. Enjeti, P. D. Ziogas, and J. F. Lindsay, "Programmed PWM technique to eliminate harmonics: A critical evaluation," *IEEE Trans. Ind. Appl.*, vol. 26, no. 2, pp. 302–316, Mar./Apr. 1990.
- [9] F. Swift and K. Kamberis, "A new Walsh domain technique of harmonic elimination and voltage control in pulsewidth modulated inverters," *IEEE Trans. Power Electron.*, vol. 8, no. 2, pp. 170–185, Apr. 1993.
- [10] T. J. Liang, R. M. O'Connell, and R. G. Hoft, "Inverter harmonic reduction using Walsh function harmonic elimination method," *IEEE Trans. Power Electron.*, vol. 12, no. 6, pp. 971–982, Nov. 1997.
- [11] V. Blasko, "A novel method for selective harmonic elimination in power electronic equipment," *IEEE Trans. Power Electron.*, vol. 22, no. 1, pp. 223–228, Jan. 2007.
- [12] J. Chiasson, L. M. Tolbert, K. McKenzie, and Z. Du, "A complete solution to the harmonic elimination problem," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 491–499, Mar. 2004.
- [13] J. R. Wells, B. M. Nee, P. L. Chapman, and P. T. Krein, "Selective harmonic control: A general problem formulation and selected solutions," *IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 1337–1345, Nov. 2005.
- [14] A. M. Sani and S. Filizadeh, "An optimized space vector modulation sequence for improved harmonic performance," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 2894–2903, Aug. 2009.
- [15] V. G. Agelidis, A. Balouktsis, I. Balouktsis, and C. Cossar, "Multiple set of solutions for harmonic elimination PWM bipolar waveforms: Analysis and experimental results," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 415–421, Mar. 2006.
- [16] J. R. Wells, X. Geng, P. L. Chapman, P. T. Krein, and B. T. Nee, "Modulation-based

- harmonic elimination,” *IEEE Trans. Power Electron.*, vol. 22, no. 1, pp. 336–340, Jan. 2007.
- [17] G. Poddar and M. K. Sahu, “Natural harmonic elimination of square-wave inverter for medium-voltage application,” *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1182–1188, May 2009.
- [18] J. Holtz and N. Oikonomou, “Synchronous optimal pulsewidth modulation and stator flux trajectory control for medium voltage drives,” *IEEE Trans. Ind. Appl.*, vol. 43, no. 2, pp. 600–608, Mar./Apr. 2007.
- [19] N. Oikonomou and J. Holtz, “Closed-loop control of medium-voltage drives operated with synchronous optimal pulsewidth modulation,” *IEEE Trans. Ind. Appl.*, vol. 44, no. 1, pp. 115–123, Jan./Feb. 2008.
- [20] J. Holtz and N. Oikonomou, “Optimal control of a dual three-level inverter system for medium voltage drives,” *IEEE Trans. Ind. Appl.*, vol. 46, no. 3, pp. 1034–1041, May/Jun. 2010.
- [21] A. K. Rathore, J. Holtz, and T. Boller, “Synchronous optimal pulsewidth modulation for low switching frequency control of medium voltage multilevel inverters,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2374–2381, Jul. 2010.
- [22] T. Boller, J. Holtz, and A. K. Rathore, “Optimal pulsewidth modulation of a dual three-level inverter system operated from a single DC link,” *IEEE Trans. Ind. Appl.*, vol. 48, no. 5, pp. 1610–1615, Sep./Oct. 2012.
- [23] T. Geyer, N. Oikonomou, G. Papafotiou, and F. D. Kieferndorf, “Model predictive pulse pattern control,” *IEEE Trans. Ind. Appl.*, vol. 48, no. 2, pp. 663–676, Mar./Apr. 2012.
- [24] N. Oikonomou, C. Gutscher, P. Karamanakos, F. Kieferndorf, and T. Geyer, “Model predictive pulse pattern control for the five-level active neutral point clamped inverter,” in *Proc. IEEE Energy Convers. Congr. Expo.*, 2012, pp. 129–136.
- [25] J. Holtz and N. Oikonomou, “Neutral point potential balancing algorithm at low modulation index for three-level inverter medium-voltage drives,” *IEEE Trans. Ind. Appl.*, vol. 43, no. 3, pp. 761–768, May/Jun. 2007.
- [26] H. T. Mouton, “Natural balancing of three-level neutral-point-clamped PWM inverters,” *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1017–1025, Oct. 2002.
- [27] N. Oikonomou, “Control of medium-voltage drives at very low switching frequency,” Ph.D. dissertation, Univ. Wuppertal, Wuppertal, Germany, 2008.